 maksyuki
|
03988ffbc0
|
feat: integrate sdram module into SoC env
|
2026-01-24 11:03:29 +08:00 |
|
|
maksyuki
|
af83733a91
|
chore: add 3rd party ip setup script
|
2026-01-24 11:00:42 +08:00 |
|
|
maksyuki
|
3896bbaea4
|
feat: remove high 2 css select signsl of psram module
|
2026-01-23 10:41:36 +08:00 |
|
|
maksyuki
|
8ef5799f55
|
feat: add init new version impl of qspi module
|
2026-01-21 11:42:15 +08:00 |
|
|
maksyuki
|
cb290f4f5f
|
feat: add QSPI Flash simu model
|
2026-01-18 13:15:47 +08:00 |
|
|
maksyuki
|
f7debcc7a7
|
chore: remove unused spifs include path
|
2026-01-15 00:02:50 +08:00 |
|
|
maksyuki
|
c1ab6fa6c2
|
feat: remove unused spi flash IP, model and instance
|
2026-01-13 21:17:32 +08:00 |
|
|
maksyuki
|
4ded6c3e88
|
feat: change default clock freq from '48MHz' to '72MHz'
|
2026-01-12 16:33:04 +08:00 |
|
|
maksyuki
|
118e3c4ff4
|
feat: rm unused N25 sim verilog module
|
2026-01-12 16:31:52 +08:00 |
|
|
maksyuki
|
b7fee8f25b
|
fix: fix the wrong clint base addr and add init sdram addr
|
2026-01-11 13:18:29 +08:00 |
|
|
maksyuki
|
b5a9c9499e
|
fix: fix the mismatch bit width for psram module
|
2026-01-11 13:17:52 +08:00 |
|
|
maksyuki
|
11c75c7a79
|
chore: change the ip name for nmi uart module
|
2026-01-10 23:51:50 +08:00 |
|
|
maksyuki
|
539b0b2653
|
style: change style name for nmi timer
|
2026-01-10 23:45:45 +08:00 |
|
|
maksyuki
|
bf3fbad719
|
feat: add full func for gpio and remove unused i2c1 and qspi1 sdk
|
2026-01-10 23:32:23 +08:00 |
|
|
maksyuki
|
4fc70ee476
|
feat: remove unused qspi1 and i2c1 from app info
|
2026-01-10 22:38:35 +08:00 |
|
|
maksyuki
|
d4a23a0824
|
feat: mv the pos of gpio ip into right place
|
2026-01-10 22:24:06 +08:00 |
|
|
maksyuki
|
29dd18f88b
|
fix: fix a wrror port connect
|
2026-01-10 16:49:37 +08:00 |
|
|
maksyuki
|
038d18ee1f
|
chore: add config file to filter warnings and linting infos
|
2026-01-10 16:36:34 +08:00 |
|
|
maksyuki
|
8905c28561
|
feat: remove 3rd-party baesd ip implement
|
2026-01-10 13:03:31 +08:00 |
|
|
maksyuki
|
f95c61d1c9
|
fix: format the code in vsrc home module
|
2026-01-09 19:54:00 +08:00 |
|
|
maksyuki
|
10e4c8e173
|
feat: opt the rcu clk generate function
|
2026-01-09 19:50:48 +08:00 |
|
|
maksyuki
|
d12881bfaf
|
feat: change default bps from 115200 to 921600
|
2026-01-09 13:17:38 +08:00 |
|
|
maksyuki
|
55867b44a1
|
fix: add ifconf macro to control synth flow
|
2026-01-09 10:52:12 +08:00 |
|
|
maksyuki
|
b8f284f287
|
fix: fix 1-wire and cycle/instret add error
|
2026-01-06 17:14:08 +08:00 |
|
|
maksyuki
|
1f52680159
|
feat: add hazard3 to the host core list
|
2026-01-06 10:37:29 +08:00 |
|
|
maksyuki
|
67afd780d9
|
fix: remove unused irqtest func
|
2026-01-06 10:16:38 +08:00 |
|
|
maksyuki
|
d4dbffe76f
|
fix: fix the tinysh register func bug for irq test
|
2026-01-05 23:47:08 +08:00 |
|
|
maksyuki
|
964d9f1686
|
fix: fix 8B align eror in clint modules
|
2026-01-05 23:35:25 +08:00 |
|
|
maksyuki
|
d8db9b106c
|
feat: add system csr operations design files
|
2026-01-05 20:38:33 +08:00 |
|
|
maksyuki
|
0e630ed7fd
|
fix: add csr enable macro for premain init func
|
2026-01-05 19:20:40 +08:00 |
|
|
maksyuki
|
c7fc848b9f
|
feat: add init excp and irq operation codes
|
2026-01-05 19:08:15 +08:00 |
|
|
maksyuki
|
150401c53d
|
feat: exchange the pos of sft and tmr irq sig pos
|
2026-01-04 16:36:33 +08:00 |
|
|
maksyuki
|
5de622b4b1
|
fix: fix rdata align error in ahb2wb bridge
|
2026-01-04 16:13:19 +08:00 |
|
|
maksyuki
|
5fee708114
|
feat: rm unused username7 design mux
|
2026-01-03 16:53:28 +08:00 |
|
|
maksyuki
|
4cb3f568e8
|
feat: add full gpio pad support for user ip
|
2026-01-02 17:26:50 +08:00 |
|
|
maksyuki
|
7d9a435d6c
|
chore: add dep lib 'tomli' for python
|
2026-01-02 11:27:35 +08:00 |
|
|
maksyuki
|
c1be1986a8
|
feat: add auto soc version display func
|
2026-01-02 11:21:12 +08:00 |
|
|
maksyuki
|
405382ee15
|
feat: add gpio2 out enable statement
|
2026-01-01 22:27:29 +08:00 |
|
|
maksyuki
|
cd53b479fa
|
feat: use active high logic to replace active low in gpio out enable signal
|
2026-01-01 21:50:31 +08:00 |
|
|
maksyuki
|
ea38a290dc
|
chore: add rd seed reg support after reset seed reg
|
2026-01-01 15:33:28 +08:00 |
|
|
maksyuki
|
d8a23be40b
|
feat: add username7 design bus mux func
|
2025-12-31 17:48:18 +08:00 |
|
|
maksyuki
|
26b108078d
|
chore: pipe the verilating statement from std io into log file
|
2025-12-30 15:39:19 +08:00 |
|
|
maksyuki
|
6aef5cf986
|
chore: add debug ls cmd to the verilator target
|
2025-12-30 15:05:32 +08:00 |
|
|
maksyuki
|
30aa7a3aa5
|
feat: add select core func to the verilator cmd
|
2025-12-30 12:32:31 +08:00 |
|
|
maksyuki
|
8f17b7b7d3
|
feat: add user ip info on app show screen
|
2025-12-30 11:58:11 +08:00 |
|
|
maksyuki
|
37b006e778
|
feat: add darkriscv into username6 test
|
2025-12-30 11:30:18 +08:00 |
|
|
maksyuki
|
a98fa6dc63
|
fix: add gen mpw code before software compile
|
2025-12-29 17:11:23 +08:00 |
|
|
maksyuki
|
b6aafb905e
|
feat: add user design 4 and 5, modify core info print func in firmware
|
2025-12-29 16:55:15 +08:00 |
|
|
maksyuki
|
5afe6ea8b1
|
feat: mini the psram reset wait cycles
|
2025-12-27 11:46:42 +08:00 |
|
|
maksyuki
|
83d170cb03
|
feat: add core sel output
|
2025-12-26 22:21:34 +08:00 |
|