Files
retroSoC/rtl/mini/filelist/clusterip.fl
T
maksyuki 3addf412d6 refactor: refactor RTL source paths in style audit and test files
- Added i2c_if.sv and spi_if.sv to rtl_style_audit.json for proper inclusion in style checks.
- Updated test_i2c.py to reference i2c_if.sv from the serial directory instead of the cluster IP directory.
- Modified test_spisd.py to point to spi_if.sv in the storage directory instead of the cluster IP directory.
2026-08-22 19:47:40 +08:00

39 lines
1.2 KiB
Plaintext

/clusterip/archinfo/rtl/archinfo_reg.sv
/clusterip/archinfo/rtl/apb4_archinfo.sv
/clusterip/rng/rtl/rng_core.sv
/clusterip/rng/rtl/rng_reg.sv
/clusterip/rng/rtl/rng_deterministic_source.sv
/clusterip/rng/rtl/apb4_rng.sv
/clusterip/pwm/rtl/pwm_pkg.sv
/clusterip/pwm/rtl/pwm_tickgen.sv
/clusterip/pwm/rtl/pwm_timer.sv
/clusterip/pwm/rtl/pwm_channel.sv
/clusterip/pwm/rtl/pwm_deadtime.sv
/clusterip/pwm/rtl/pwm_carrier.sv
/clusterip/pwm/rtl/pwm_capture.sv
/clusterip/pwm/rtl/pwm_core.sv
/clusterip/pwm/rtl/pwm_reg.sv
/clusterip/pwm/rtl/pwm_if.sv
/clusterip/pwm/rtl/apb4_pwm.sv
/clusterip/ps2/rtl/ps2_filter.sv
/clusterip/ps2/rtl/ps2_rx.sv
/clusterip/ps2/rtl/ps2_tx.sv
/clusterip/ps2/rtl/ps2_core.sv
/clusterip/ps2/rtl/ps2_reg.sv
/clusterip/ps2/rtl/ps2_if.sv
/clusterip/ps2/rtl/apb4_ps2.sv
/clusterip/rtc/rtl/rtc_pkg.sv
/clusterip/rtc/rtl/rtc_if.sv
/clusterip/rtc/rtl/rtc_tickgen.sv
/clusterip/rtc/rtl/rtc_core.sv
/clusterip/rtc/rtl/rtc_reg.sv
/clusterip/rtc/rtl/apb4_rtc.sv
/clusterip/wdg/rtl/wdg_pkg.sv
/clusterip/wdg/rtl/wdg_if.sv
/clusterip/wdg/rtl/wdg_core.sv
/clusterip/wdg/rtl/wdg_reg.sv
/clusterip/wdg/rtl/apb4_wdg.sv
/clusterip/crc/rtl/crc_core.sv
/clusterip/crc/rtl/crc_reg.sv
/clusterip/crc/rtl/apb4_crc.sv