Files
retroSoC/rtl/mini/integration/clock_reset_domains.json
T
maksyuki 3cf9e4c6a6 feat: add DVP (Digital Video Processor) support and related formal verification
- Modified dma_core to accommodate a wider data width for FIFO operations.
- Updated filelists to include new DVP source files and formal verification files.
- Introduced formal verification modules for DVP functionality.
- Enhanced clock and reset domain configurations for DVP integration.
- Added DVP interrupt handling in the IRQ topology.
- Implemented a testbench for DVP to validate register access and frame processing.
- Updated software build scripts to include DVP-related source files.
- Adjusted the system topology to reflect the new DVP interrupt and IRQ mapping.
2026-08-13 08:36:38 +08:00

228 lines
6.2 KiB
JSON

{
"schema_version": 2,
"reset_ports": ["ext_rst_n_i_pad"],
"domains": [
{
"name": "external",
"clock": "s_ext_clk_buf",
"reset": "s_ext_rst_n_sync",
"reset_source": "ext_rst_n_i",
"reset_primitive": "rst_sync",
"path": "rtl/mini/top/rcu.sv",
"instance": "u_ext_rst_sync",
"sta": {
"source_port": "extclk_i_pad",
"pin": "u_rcu.u_ext_clk_buf/clk_o",
"period_ns": 13.888888889,
"async_group": "external"
}
},
{
"name": "system",
"clock": "sys_clk_o",
"reset": "s_sys_rst_n_sync",
"reset_source": "s_sys_reset_source_n",
"reset_primitive": "rst_sync",
"path": "rtl/mini/top/rcu.sv",
"instance": "u_sys_rst_sync",
"sta": {
"source_domain": "external",
"pin": "u_rcu.u_sys_clk_buf/clk_o",
"period_ns": 13.888888889,
"async_group": "external"
}
},
{
"name": "audio",
"clock": "s_aud_clk_buf",
"reset": "s_aud_rst_n_sync",
"reset_source": "ext_rst_n_i",
"reset_primitive": "rst_sync",
"path": "rtl/mini/top/rcu.sv",
"instance": "u_aud_rst_sync",
"sta": {
"source_port": "audclk_i_pad",
"pin": "u_rcu.u_aud_clk_buf/clk_o",
"period_ns": 54.253472222,
"async_group": "audio"
}
},
{
"name": "jtag",
"clock": "s_jtag_tck_buf",
"reset": "s_jtag_trst_n_sync",
"reset_source": "jtag_trst_n_i",
"reset_primitive": "rst_sync",
"path": "rtl/mini/top/mgmt_debug_wrapper.sv",
"instance": "u_jtag_rst_sync",
"sta": {
"source_port": "jtag_tck_i_pad",
"object_type": "port",
"period_ns": 100.0,
"async_group": "jtag"
}
},
{
"name": "dvp",
"clock": "s_pclk_sel",
"reset": "s_dvp_pclk_rst_n_sync",
"reset_source": "rst_n_i",
"reset_primitive": "rst_sync",
"path": "rtl/ip/ribp/multimedia/dvp.sv",
"instance": "u_dvp_pclk_rst_sync",
"sta": {
"source_port": "gpio_10_io_pad",
"pin": "u_retrosoc.u_ip_ribp_wrapper.u_rib_dvp.u_dvp_pclk_clk_buf/clk_o",
"period_ns": 41.666666667,
"async_group": "dvp"
}
}
],
"crossings": [
{
"name": "pll_request",
"source": "system",
"destination": "external",
"primitive": "cdc_2phase",
"path": "rtl/mini/top/rcu.sv",
"instance": "u_pll_request_cdc"
},
{
"name": "pll_response",
"source": "external",
"destination": "system",
"primitive": "cdc_2phase",
"path": "rtl/mini/top/rcu.sv",
"instance": "u_pll_response_cdc"
},
{
"name": "clint_timebase",
"source": "external",
"destination": "system",
"primitive": "edge_det",
"path": "rtl/ip/ribp/peripheral/clint_timebase.sv",
"instance": "u_tick_edge_det"
},
{
"name": "dvp_enable",
"source": "system",
"destination": "dvp",
"primitive": "cdc_2phase",
"path": "rtl/ip/ribp/multimedia/dvp.sv",
"instance": "u_dvp_config_cdc"
},
{
"name": "dvp_fifo",
"source": "dvp",
"destination": "system",
"primitive": "cdc_fifo_warm_flush",
"path": "rtl/ip/ribp/multimedia/dvp.sv",
"instance": "u_dvp_payload_fifo"
},
{
"name": "rtc_command",
"source": "system",
"destination": "audio",
"primitive": "async_reqack",
"path": "rtl/managed/clusterip/rtc/rtl/apb4_rtc.sv",
"instance": "u_command_mailbox"
},
{
"name": "rtc_response",
"source": "audio",
"destination": "system",
"primitive": "async_reqack",
"path": "rtl/managed/clusterip/rtc/rtl/apb4_rtc.sv",
"instance": "u_response_mailbox"
},
{
"name": "rtc_event",
"source": "audio",
"destination": "system",
"primitive": "cdc_sync",
"path": "rtl/managed/clusterip/rtc/rtl/apb4_rtc.sv",
"instance": "u_event_sync"
},
{
"name": "rtc_status",
"source": "audio",
"destination": "system",
"primitive": "cdc_sync",
"path": "rtl/managed/clusterip/rtc/rtl/apb4_rtc.sv",
"instance": "u_status_sync"
},
{
"name": "rtc_interrupt_enable",
"source": "audio",
"destination": "system",
"primitive": "cdc_sync",
"path": "rtl/managed/clusterip/rtc/rtl/apb4_rtc.sv",
"instance": "u_interrupt_enable_sync"
},
{
"name": "rtc_wake_enable",
"source": "audio",
"destination": "system",
"primitive": "cdc_sync",
"path": "rtl/managed/clusterip/rtc/rtl/apb4_rtc.sv",
"instance": "u_wake_enable_sync"
},
{
"name": "rtc_wake_status",
"source": "audio",
"destination": "system",
"primitive": "cdc_sync",
"path": "rtl/ip/ribp/peripheral/sysctrl.sv",
"instance": "u_rtc_wake_sync"
},
{
"name": "jtag_dmi",
"source": "jtag",
"destination": "system",
"primitive": "hazard3_apb_async_bridge",
"path": "rtl/managed/hazard3/hdl/debug/dtm/hazard3_jtag_dtm_core.v",
"instance": "inst_hazard3_apb_async_bridge"
},
{
"name": "wdg_command",
"source": "system",
"destination": "audio",
"primitive": "async_reqack",
"path": "rtl/managed/clusterip/wdg/rtl/apb4_wdg.sv",
"instance": "u_command_mailbox"
},
{
"name": "wdg_response",
"source": "audio",
"destination": "system",
"primitive": "async_reqack",
"path": "rtl/managed/clusterip/wdg/rtl/apb4_wdg.sv",
"instance": "u_response_mailbox"
},
{
"name": "wdg_debug_halted",
"source": "system",
"destination": "audio",
"primitive": "cdc_sync",
"path": "rtl/managed/clusterip/wdg/rtl/apb4_wdg.sv",
"instance": "u_debug_halted_sync"
},
{
"name": "wdg_status",
"source": "audio",
"destination": "system",
"primitive": "cdc_sync",
"path": "rtl/managed/clusterip/wdg/rtl/apb4_wdg.sv",
"instance": "u_status_sync"
},
{
"name": "wdg_reset_cause",
"source": "audio",
"destination": "system",
"primitive": "cdc_sync",
"path": "rtl/managed/clusterip/wdg/rtl/apb4_wdg.sv",
"instance": "u_reset_cause_sync"
}
]
}