Files
retroSoC/.gitignore
T

61 lines
521 B
Plaintext

*.log
*.hex
*.elf
*.o
*.flash
*.bin
*.vvp
*.vcd
*.lib
*.report
*.ddb
*.fst
*.txt
*.gtkw
*.vmf
*.tar.bz2
*.tbsim
*.fsdb
*.conf
*.rc
*.aig
*.so
.vscode
pic
video.h
image.h
audio_file.h
.sw_build
.build
.net_build
.post_build
.synth_build
.verilator_build
.metals
.mypy_cache
.pytest_cache
.vscode
retrosoc_sections.lds
retrosoc_syn*
pdk
demo
dont_use_cell_*
clusterip
nanoV
tinyQV
kianV
!get_pdk.py
def.fl
*yosys*.fl
*verilator*.fl
dc.fl
minirv.sv
user_design
*.zip
*.tar*
ff16
lvgl-*
mpw
coremark-main
*wave
picorv32_ver.v