mirror of
https://github.com/retroSoC/retroSoC.git
synced 2026-11-04 22:32:36 +00:00
maksyuki
7c923687ff
- Introduced new JSON files for warnings generated by Icarus Verilog, Verilator, and Yosys for both GF180 and SKY130 PDKs. - Updated the build requirements to include necessary packages for handling JSON data. - Modified RTL filelists to use generated files for GF180 and SKY130 standard-cell models. - Enhanced the Iverilog makefile to generate filelists dynamically based on the selected PDK. - Implemented a Python script to generate Iverilog filelists, accommodating both GF180 and SKY130 technologies. - Added behavioral definitions for GF180 UDPs and a tri-state buffer for netlist simulations. - Updated Yosys synthesis scripts to handle new PDKs and ensure proper tie cell mapping. - Extended regression scripts to support PDK-specific commands for GF180 and SKY130. - Added tests to verify that PDK-specific regression commands cover firmware, RTL, and netlist simulations.
2 lines
71 B
Plaintext
2 lines
71 B
Plaintext
# GF180 standard-cell models are selected by gen_iverilog_filelist.py.
|