mirror of
https://github.com/retroSoC/retroSoC.git
synced 2026-11-06 22:55:14 +00:00
- Updated Makefile to include a check for the RNG metadata script and added a dependency for it. - Modified memory_map.json to change the user access level of APB_RNG to 'none'. - Updated clusterip filelist to include new RNG source files. - Adjusted generate_soc_topology.py to replace the reserved IRQ with the RNG IRQ. - Updated soc_topology.json to reflect the new RNG interrupt configuration. - Added RNG source files to software.mk for compilation. - Enhanced ip_apb_wrapper.sv to instantiate the RNG core and connect it to the APB interface. - Updated test_memory_map.py to ensure SOC_ADDR_IS_APB_RNG is not defined. - Modified test_script_tools.py to ensure dry runs do not write filelists. - Updated test_soc_topology.py to verify the new RNG IRQ and adjust the user IRQ mask.
28 lines
872 B
Plaintext
28 lines
872 B
Plaintext
/clusterip/archinfo/rtl/archinfo_reg.sv
|
|
/clusterip/archinfo/rtl/apb4_archinfo.sv
|
|
/clusterip/rng/rtl/rng_core.sv
|
|
/clusterip/rng/rtl/rng_reg.sv
|
|
/clusterip/rng/rtl/rng_deterministic_source.sv
|
|
/clusterip/rng/rtl/apb4_rng.sv
|
|
/clusterip/uart/rtl/uart_if.sv
|
|
/clusterip/uart/rtl/uart_tx.sv
|
|
/clusterip/uart/rtl/uart_rx.sv
|
|
/clusterip/uart/rtl/uart_irq.sv
|
|
/clusterip/uart/rtl/apb4_uart.sv
|
|
/clusterip/pwm/rtl/pwm_if.sv
|
|
/clusterip/pwm/rtl/apb4_pwm.sv
|
|
/clusterip/ps2/rtl/ps2_if.sv
|
|
/clusterip/ps2/rtl/apb4_ps2.sv
|
|
/clusterip/i2c/rtl/i2c_if.sv
|
|
/clusterip/spi/rtl/spi_if.sv
|
|
/clusterip/rtc/rtl/rtc_if.sv
|
|
/clusterip/rtc/rtl/apb4_rtc.sv
|
|
/clusterip/wdg/rtl/wdg_if.sv
|
|
/clusterip/wdg/rtl/apb4_wdg.sv
|
|
/clusterip/crc/rtl/crc8_model.sv
|
|
/clusterip/crc/rtl/crc16_model.sv
|
|
/clusterip/crc/rtl/crc32_model.sv
|
|
/clusterip/crc/rtl/apb4_crc.sv
|
|
/clusterip/timer/rtl/tmr_if.sv
|
|
/clusterip/timer/rtl/apb4_tmr.sv
|