mirror of
https://github.com/retroSoC/retroSoC.git
synced 2026-11-04 22:32:36 +00:00
- Introduced to create pad-aware timing constraints for the Tiny IHP130 chip flow. - Added to create a checksummed delivery archive for the Tiny LibreLane implementation. - Created for synthesis-only header of the locked IHP SRAM macro physical views. - Implemented to limit OpenSTA report enumeration for path counts. - Updated to include power pad definitions. - Enhanced to handle power pad counts and validation. - Added tests for Tiny flow and pin map validation, including power pad overrides and constraints.
Shared RTL Flow Helpers
These product-independent helpers parse filelists, convert SystemVerilog,
generate address/pad artifacts, and prepare simulation inputs. Both products
invoke them here directly, with Python imports through scripts.rtl. Product
inputs stay under their owning rtl/<product> directory; outputs stay below
build/.
Changes require focused generator tests, Ruff and Pytest, plus compilation of
each affected product. generate_tiny.py owns Tiny-only integration bindings.