mirror of
https://github.com/retroSoC/retroSoC.git
synced 2026-11-04 22:32:36 +00:00
maksyuki
bc48cec74a
Integrate the Tiny RCU, normalized REF24 control, external-input profiles, single PLL backend, SYS/MEM/PCLK clocks, CPU-only WFI gating, peripheral lifecycle control and retained debug behavior. Keep CPU and all 32 main SRAM macros on SYS and the six private Crypto macros on PCLK. Add the handwritten RCU register/HAL contract, RS_EBUSY, bounded SDK operations and focused firmware. Preserve shared-IP defaults and the ICS55/PLL SAFE24 boot and explicit IHP130/no-PLL compatibility profiles. Use APB/AXI domain bridges and source-owned response holders to preserve backpressured responses, complete aborted bursts and prevent stale replay. Verify production DMA source-reset drain and common XPI endpoint reset with extracted integration bindings and an independent scoreboard. Add source-bound macro/clock audits, SAFE24 observational STA constraints and commercial-adapter host checks. No P8 functionality or operating-point qualification is included. See TINY-R2-P7 in docs/ip/tiny-soc.md. Validation: 54 P7 directed tests pass, including both simulators, ten source-reset ratio runs and two expected-negative drain mutations. RTL format/style, clock/reset inventory, Ruff and both Tiny PDK PR dry-runs pass. Retained 06-00 synthesis and strict netlist boots pass for both PDKs; STA remains negative and observational. Source comparison confirms only the follow-up tests changed after that backend campaign. Evidence: build/ics55-tiny-2026-10-14-06-00-ff4b5cef6eb5/meta/ tiny-r2-p7-source-reset/summary.json. Earlier firmware, HAL and compatibility results and the non-clean full-suite attempt retain their original attribution. Full Icarus firmware is deferred to final Tiny qualification; this commit does not constitute human phase acceptance or physical signoff.
41 lines
1.3 KiB
Systemverilog
41 lines
1.3 KiB
Systemverilog
// Copyright (c) 2026 Yuchi Miao
|
|
// SPDX-License-Identifier: MulanPSL-2.0
|
|
module retrosoc_tiny_asic (
|
|
`include "retrosoc_asic_ports.svh"
|
|
);
|
|
logic s_ext_clk, s_clk, s_ext_rst_n;
|
|
logic s_jtag_tck, s_jtag_tms, s_jtag_tdi, s_jtag_trst_n, s_jtag_tdo;
|
|
logic s_uart0_rx, s_uart0_tx, s_uart1_rx, s_uart1_tx;
|
|
// Stable simulator/netlist observation points; no package test pins.
|
|
/* verilator lint_off UNUSEDSIGNAL */
|
|
(* keep = "true" *)logic s_test_done;
|
|
(* keep = "true" *)logic s_test_pass;
|
|
(* keep = "true" *)logic [7:0] s_test_code;
|
|
/* verilator lint_on UNUSEDSIGNAL */
|
|
gpio_if u_gpio_if ();
|
|
xpi_if u_xpi_if ();
|
|
`include "retrosoc_asic_pad_bindings.svh"
|
|
tc_clk_buf u_clock_buffer (
|
|
.clk_i(s_ext_clk),
|
|
.clk_o(s_clk)
|
|
);
|
|
retrosoc_tiny u_soc (
|
|
.clk_i (s_clk),
|
|
.rst_n_i (s_ext_rst_n),
|
|
.jtag_tck_i (s_jtag_tck),
|
|
.jtag_tms_i (s_jtag_tms),
|
|
.jtag_tdi_i (s_jtag_tdi),
|
|
.jtag_trst_n_i(s_jtag_trst_n),
|
|
.jtag_tdo_o (s_jtag_tdo),
|
|
.uart0_rx_i (s_uart0_rx),
|
|
.uart0_tx_o (s_uart0_tx),
|
|
.uart1_rx_i (s_uart1_rx),
|
|
.uart1_tx_o (s_uart1_tx),
|
|
.gpio (u_gpio_if),
|
|
.xpi (u_xpi_if),
|
|
.test_done_o (s_test_done),
|
|
.test_pass_o (s_test_pass),
|
|
.test_code_o (s_test_code)
|
|
);
|
|
endmodule
|