Files
retroSoC/rtl/mini/filelist/ip.fl
T
maksyuki fc898bc4ab feat: add PLL controller and related testbench functionality
- Removed legacy clock definitions and added a dynamic PLL timing template in retrosoc_pll.sdc.
- Introduced a new SystemVerilog testbench (pll_ctrl_tb.sv) for the PLL controller, including clock generation, register read/write tasks, and validation of PLL configuration and timing.
- Updated sysctrl_fault_tb.sv to include PLL controller interface and initialization.
- Enhanced memory map tests to verify PLL configuration and status offsets.
- Added tests for PLL controller dynamic reconfiguration and fallback to safe clock.
2026-07-20 22:12:17 +08:00

50 lines
1.5 KiB
Plaintext

/ip/native/memory/psram_core.sv
/ip/native/memory/psram.sv
/ip/native/memory/opipsram.sv
/ip/native/memory/opipsram_core.sv
/ip/native/storage/spisd_init.sv
/ip/native/storage/spisd_read.sv
/ip/native/storage/spisd_write.sv
/ip/native/storage/spisd_reg.sv
/ip/native/storage/spisd_cache.sv
/ip/native/storage/spisd_core.sv
/ip/native/storage/spisd_data.sv
/ip/native/storage/spisd.sv
/ip/native/storage/sdio.sv
/ip/native/serial/i2c_core.sv
/ip/native/serial/i2c.sv
/ip/native/serial/i2s_reg.sv
/ip/native/serial/i2s_clkgen.sv
/ip/native/serial/i2s_recv.sv
/ip/native/serial/i2s_send.sv
/ip/native/serial/i2s_core.sv
/ip/native/serial/i2s.sv
/ip/native/serial/onewire_core.sv
/ip/native/serial/onewire.sv
/ip/native/storage/xpi_reg.sv
/ip/native/storage/xpi_mm.sv
/ip/native/storage/xpi_clkgen.sv
/ip/native/storage/xpi_core.sv
/ip/native/storage/xpi.sv
/ip/native/peripheral/dma_core.sv
/ip/native/peripheral/dma.sv
/ip/native/peripheral/pll_ctrl_if.sv
/ip/native/peripheral/sysctrl.sv
/ip/native/peripheral/clint.sv
/ip/native/memory/sdram_clkgen.sv
/ip/native/memory/sdram_reg.sv
/ip/native/memory/sdram_core.sv
/ip/native/memory/sdram.sv
/ip/native/multimedia/dvp_core.sv
/ip/native/multimedia/dvp.sv
/ip/native/peripheral/timer.sv
/ip/native/serial/uart.sv
/ip/native/peripheral/gpio.sv
/ip/native/interconnect/nmi2apb.sv
/ip/native/interconnect/ahbl2nmi.sv
/ip/native/interconnect/axi4l2nmi.sv
/ip/native/util/async_fifo.sv
/ip/native/util/fifo.sv
/ip/native/interconnect/nmi_regslice.sv
/ip/native/interconnect/nmi2nmi.sv