admin/retroSoC
1
0 Fork 0
mirror of https://github.com/retroSoC/retroSoC.git synced 2026-11-06 22:55:14 +00:00
Code Issues Packages Projects Releases Wiki Activity
955 Commits 8 Branches 0 Tags
fc6a46c5eebaac5499b3f01bef927cdd9156ab96
Commit Graph
2 Commits
Author SHA1 Message Date
maksyuki fc6a46c5ee feat: align input parameters in ahbl2ribp, rib2ram, rib2ribp, rib_error_slave, and ribp_topology_tb modules 2026-08-04 16:29:25 +08:00
maksyuki a87236ae33 feat: refactor RIB interfaces and update test cases 
- Renamed  and  to  and  respectively across various test files and modules.
- Updated response codes in tests to use new definitions ().
- Added new testbench  to validate RIB to RAM interactions.
- Created  for testing RIBP topology routing.
- Adjusted memory map tests to reflect new interface names.
- Ensured all references to old interface names were replaced in Python test scripts.
- Verified that all test cases pass with the new interface structure.
 2026-08-04 16:12:22 +08:00