mirror of
https://github.com/retroSoC/retroSoC.git
synced 2026-11-06 14:55:14 +00:00
maksyuki
7a604ec86b
- Removed CORE and IP variables from common.tcl and synth.tcl scripts. - Updated yosys.mk to exclude CORE and IP from environment variables. - Modified bus_fault_tb to enhance NMI interface with management and user NMI signals. - Added user access denial handling in bus_fault_tb. - Updated pll_ctrl_tb and sysctrl_fault_tb to reflect changes in NMI interface. - Adjusted test_gpio_user_mux.py to remove IP_MDD definition. - Enhanced memory map tests to include user extensions and ensure proper generation. - Updated test_script_tools.py to reflect changes in core management and user extensions. - Refined topology tests to ensure user APB target is always added. - Adjusted tech cell configuration tests to use simplified profile paths. - Improved user extensions tests for scalar bindings and slot validation.
119 lines
3.8 KiB
Systemverilog
119 lines
3.8 KiB
Systemverilog
`timescale 1ns / 1ps
|
|
|
|
module sysctrl_fault_tb;
|
|
logic clk_i = 1'b0;
|
|
logic rst_n_i = 1'b0;
|
|
logic fault_valid_i = 1'b0;
|
|
logic [31:0] fault_addr_i = '0;
|
|
logic [ 3:0] fault_wstrb_i = '0;
|
|
logic fault_reserved_i = 1'b0;
|
|
nmi_if nmi ();
|
|
sysctrl_if sysctrl ();
|
|
pll_ctrl_if pll_ctrl ();
|
|
|
|
always #5 clk_i = ~clk_i;
|
|
|
|
nmi_sysctrl u_sysctrl (
|
|
.clk_i (clk_i),
|
|
.rst_n_i (rst_n_i),
|
|
.fault_valid_i (fault_valid_i),
|
|
.fault_addr_i (fault_addr_i),
|
|
.fault_wstrb_i (fault_wstrb_i),
|
|
.fault_reserved_i(fault_reserved_i),
|
|
.nmi (nmi),
|
|
.sysctrl (sysctrl),
|
|
.pll_ctrl (pll_ctrl)
|
|
);
|
|
|
|
task automatic read_register(input logic [31:0] address, output logic [31:0] data);
|
|
begin
|
|
@(negedge clk_i);
|
|
nmi.addr = address;
|
|
nmi.wdata = '0;
|
|
nmi.wstrb = '0;
|
|
nmi.valid = 1'b1;
|
|
while (!nmi.ready) @(posedge clk_i);
|
|
data = nmi.rdata;
|
|
@(negedge clk_i);
|
|
nmi.valid = 1'b0;
|
|
while (nmi.ready) @(posedge clk_i);
|
|
end
|
|
endtask
|
|
|
|
task automatic write_register(input logic [31:0] address, input logic [31:0] data);
|
|
begin
|
|
@(negedge clk_i);
|
|
nmi.addr = address;
|
|
nmi.wdata = data;
|
|
nmi.wstrb = 4'hF;
|
|
nmi.valid = 1'b1;
|
|
while (!nmi.ready) @(posedge clk_i);
|
|
@(negedge clk_i);
|
|
nmi.valid = 1'b0;
|
|
while (nmi.ready) @(posedge clk_i);
|
|
end
|
|
endtask
|
|
|
|
logic [31:0] read_data;
|
|
initial begin
|
|
nmi.valid = 1'b0;
|
|
nmi.addr = '0;
|
|
nmi.wdata = '0;
|
|
nmi.wstrb = '0;
|
|
sysctrl.user_bus_idle_i = 1'b1;
|
|
sysctrl.fault_access_i = 1'b0;
|
|
sysctrl.fault_master_i = '0;
|
|
pll_ctrl.req_ready_i = 1'b1;
|
|
pll_ctrl.rsp_active_sel_i = '0;
|
|
pll_ctrl.rsp_active_valid_i = 1'b0;
|
|
pll_ctrl.rsp_safe_clk_i = 1'b1;
|
|
pll_ctrl.rsp_pll_lock_i = 1'b0;
|
|
pll_ctrl.rsp_error_i = '0;
|
|
pll_ctrl.rsp_valid_i = 1'b0;
|
|
pll_ctrl.capable_i = 1'b0;
|
|
repeat (2) @(posedge clk_i);
|
|
rst_n_i = 1'b1;
|
|
|
|
@(negedge clk_i);
|
|
fault_valid_i = 1'b1;
|
|
fault_addr_i = 32'h1000_F000;
|
|
fault_wstrb_i = 4'hF;
|
|
fault_reserved_i = 1'b1;
|
|
@(negedge clk_i);
|
|
fault_valid_i = 1'b0;
|
|
|
|
read_register(32'h1000_B010, read_data);
|
|
if (read_data !== 32'h0000_000B) $fatal(1, "fault status was not recorded");
|
|
read_register(32'h1000_B014, read_data);
|
|
if (read_data !== 32'h1000_F000) $fatal(1, "fault address was not recorded");
|
|
read_register(32'h1000_B018, read_data);
|
|
if (read_data !== 32'h0000_0001) $fatal(1, "fault count was not incremented");
|
|
write_register(32'h1000_B010, 32'h0000_0001);
|
|
read_register(32'h1000_B010, read_data);
|
|
if (read_data !== 32'h0000_000A) $fatal(1, "fault W1C did not clear pending");
|
|
|
|
read_register(32'h1000_B020, read_data);
|
|
if (read_data !== 32'h0000_003F) $fatal(1, "user cores were not held in reset");
|
|
write_register(32'h1000_B000, 32'h0000_0006);
|
|
read_register(32'h1000_B024, read_data);
|
|
if ((read_data & 32'h0000_081F) !== 32'h0000_0800) begin
|
|
$fatal(1, "out-of-range user core selection was accepted");
|
|
end
|
|
write_register(32'h1000_B024, 32'h0000_0800);
|
|
write_register(32'h1000_B000, 32'h0000_0001);
|
|
write_register(32'h1000_B020, 32'h0000_003D);
|
|
read_register(32'h1000_B024, read_data);
|
|
if ((read_data & 32'h0000_0300) !== 32'h0000_0300 || (read_data & 32'h1F) != 1) begin
|
|
$fatal(1, "user core start state was not recorded");
|
|
end
|
|
write_register(32'h1000_B020, 32'h0000_003F);
|
|
read_register(32'h1000_B024, read_data);
|
|
if ((read_data & 32'h0000_0300) !== 32'h0000_0200) begin
|
|
$fatal(1, "user core stop state was not recorded");
|
|
end
|
|
|
|
$display("sysctrl fault and user core control test passed");
|
|
$finish;
|
|
end
|
|
endmodule
|