0 Fork 0

mirror of https://github.com/retroSoC/retroSoC.git synced 2026-11-06 14:55:14 +00:00

Files

T

maksyuki da061e0070 feat: add watchdog (wdg) module integration and update related components

- Updated file lists to include new watchdog RTL files in clusterip.
- Replaced async_reqack source in commonip file list with top-level CDC file.
- Modified clock and reset domain configurations to incorporate watchdog reset signals.
- Updated the SoC topology generation script and JSON to reflect changes in watchdog interrupt handling.
- Added watchdog source files to software makefile for compilation.
- Enhanced APB wrapper to connect watchdog reset request signal.
- Updated RCU module to handle watchdog reset requests.
- Modified testbench to validate watchdog reset functionality.
- Updated test cases to reflect changes in interrupt naming conventions for the watchdog.

2026-08-10 22:26:33 +08:00

feat: add PS2 interface support and refactor related components

2026-08-09 20:18:31 +08:00

rtl

feat: add watchdog (wdg) module integration and update related components

2026-08-10 22:26:33 +08:00

README.md

feat: add README files for various directories to document structure and usage

2026-07-11 13:18:38 +08:00

test_clint.py

feat: add CLINT peripheral support and related enhancements

2026-08-08 13:31:48 +08:00

test_clock_reset_domains.py

feat: add RTC wake functionality and related integration

2026-08-10 09:32:30 +08:00

test_dma.py

feat: refactor RIB interfaces and update test cases

2026-08-04 16:12:22 +08:00

test_gpio.py

feat: add GPIO V2 support and related tests

2026-08-08 17:59:02 +08:00

test_i2c.py

feat: add I2C support to the SoC topology and formal verification

2026-08-09 12:55:42 +08:00

test_memory_map.py

feat: add RTC wake functionality and related integration

2026-08-10 09:32:30 +08:00

test_mgmt_debug.py

feat: add management debug reset and JTAG integration for Hazard3

2026-08-05 22:30:11 +08:00

test_performance_log.py

feat: add test status handling to sysctrl and integrate with simulation framework

2026-08-06 13:23:16 +08:00

test_pin_map.py

refactor: remove HAVE_DEBUG feature and related code

2026-08-06 08:52:54 +08:00

test_rib2apb.py

feat: refactor RIB to APB bridge and update related components

2026-08-05 16:03:41 +08:00

test_rib.py

feat: refactor RIB interfaces and update test cases

2026-08-04 16:12:22 +08:00

test_script_tools.py

feat: add cdc_sync.sv to sysctrl source files in formal filelist generation

2026-08-10 14:25:04 +08:00

test_sdram.py

feat: refactor RIB to RIBP: Update tests and scripts to reflect RIBP interface changes

2026-08-04 10:56:36 +08:00

test_soc_topology.py

feat: add watchdog (wdg) module integration and update related components

2026-08-10 22:26:33 +08:00

test_sta_constraints.py

feat: add management debug reset and JTAG integration for Hazard3

2026-08-05 22:30:11 +08:00

test_tech_cell_config.py

feat: refactor NMI interface and remove unused variables

2026-07-26 09:03:33 +08:00

test_timer.py

feat: add RIBP Timer V2 support with formal verification and tests

2026-08-08 10:05:39 +08:00

test_uart.py

feat: add UART V2 support with formal verification and test cases

2026-08-08 23:10:56 +08:00

test_user_extensions.py

refactor: remove HAVE_DEBUG feature and related code

2026-08-06 08:52:54 +08:00

test_ws2812.py

feat: add WS2812 support and related tests

2026-08-07 18:18:51 +08:00

test_xpi_io.py

feat: refactor RIB to RIBP: Update tests and scripts to reflect RIBP interface changes

2026-08-04 10:56:36 +08:00

README.md

Repository Tests

This directory contains tests for deterministic SDK behavior and build/quality tooling.

c/test_runtime.c is the host C test program used by make sw-host-test.
test_script_tools.py covers setup, dependency, filelist, warning, metric, archive, and regression-helper behavior.

Add a host C test when changing deterministic runtime or media logic; add a Python test when changing scripts or build policy. Run:

make sw-host-test
python3 -m pytest -q

These tests complement, but do not replace, firmware builds, RTL simulation, synthesis, timing, or hardware validation.