52 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
maksyuki	a5f66a35ba	chore: add timer if into a single file	2025-10-10 15:05:13 +08:00
maksyuki	73b7f30c92	chore: modify license holder to author name	2024-12-14 21:23:12 +08:00
maksyuki	36a61de798	feat: test helper funcs	2024-10-18 22:35:07 +08:00
maksyuki	0c5def3976	feat: add some time stamp	2024-10-18 12:20:05 +08:00
maksyuki	d1b51db5af	feat: add port assign to the clk int div module	2024-10-16 14:41:56 +08:00
maksyuki	1176bb90a8	feat: add clk cnt port in the inst module	2024-09-26 11:13:38 +08:00
maksyuki	c544166e1d	feat: add clk output port to the clk int module	2024-08-16 15:29:08 +08:00
maksyuki	20bc34d0bf	docs: add driver code state	2024-08-01 11:32:25 +08:00
maksyuki	5c5371de64	feat: add simple driver code	2024-08-01 11:18:57 +08:00
maksyuki	9b5c86f0c4	fix: add stat en signl def	2024-07-26 21:10:05 +08:00
maksyuki	9e3d6c0694	feat: add div/100 testcase and read state mode testcase	2024-07-11 21:50:56 +08:00
maksyuki	7a0efe51e3	feat: modify clk div testcase	2024-07-10 16:29:21 +08:00
maksyuki	e7cf480103	feat: modify timer clk div module impl	2024-07-10 16:28:59 +08:00
maksyuki	90a7c1fd45	docs: modify all contents by replacing 'tmr	2024-05-26 09:56:20 +08:00
maksyuki	682662cd7d	chore: use tmr to replace tim prefix	2024-05-26 09:54:48 +08:00
maksyuki	c7b2f160cc	docs: fix a typo	2024-04-21 11:13:04 +08:00
maksyuki	21c815dab4	docs: modify prog section intro	2024-04-20 16:59:41 +08:00
maksyuki	683595c052	fix: rm unused mux switches and doc intro	2024-04-20 14:26:05 +08:00
maksyuki	cc6b862d35	docs: add bitfields intro	2024-04-19 22:01:30 +08:00
maksyuki	8902449cc7	chore: rm unused files	2024-04-14 21:32:48 +08:00
maksyuki	39251d4bae	docs: modify all contents of datasheet	2024-04-14 21:07:57 +08:00
maksyuki	1ba017f18c	docs: mv datasheet file path	2024-04-14 20:54:35 +08:00
maksyuki	a4f3fa9857	docs: rm unused badges	2024-04-14 20:53:31 +08:00
maksyuki	6c7f17955d	docs: add state badges	2024-01-09 12:08:06 +08:00
maksyuki	7c078f217e	docs: fix a typos	2024-01-03 14:24:49 +08:00
maksyuki	4d98a0b6da	fix: remove unused tag	2024-01-03 12:05:57 +08:00
maksyuki	6b2c0eefe8	docs: add more detailed statement	2024-01-03 12:05:09 +08:00
maksyuki	2ec9c1b491	feat: add ext clk and cap testcase	2024-01-01 22:31:06 +08:00
maksyuki	47555c01ed	feat: add input capture funcs and rewrite all module	2024-01-01 22:30:23 +08:00
maksyuki	31457ecb67	chore: add vcs ignore file	2024-01-01 22:28:35 +08:00
maksyuki	ccd9e9b7e3	feat: add irq and cnt tests	2023-11-20 19:37:37 +08:00
maksyuki	ecf36cf651	feat: add input capture impl	2023-11-20 19:36:53 +08:00
maksyuki	6251ddaaab	feat: add timer impl port	2023-11-20 14:46:27 +08:00
maksyuki	d0db3f2d7a	feat: use counter to rewrite all modules	2023-11-20 14:41:14 +08:00
maksyuki	464cfcc38a	chore: add counter include path	2023-11-20 14:40:38 +08:00
maksyuki	ee566adf24	chore: use specific reg width to rewrite module	2023-11-20 09:32:24 +08:00
maksyuki	0208f31d71	docs: fix some typos	2023-11-19 22:39:37 +08:00
maksyuki	f9f5c44607	feat: add scripts and testbench files	2023-11-19 22:35:47 +08:00
maksyuki	e79f37d75e	feat: fix some typos and add timer reg defines	2023-11-19 22:34:59 +08:00
maksyuki	54617ca6a7	style: modify apb addr signal name	2023-11-10 18:43:12 +08:00
maksyuki	51eabfb644	chore: change apb4 signal name	2023-11-03 21:07:33 +08:00
maksyuki	3967c6def2	style: use apb4 to replace apb name	2023-10-22 15:21:22 +08:00
maksyuki	3ce40c06ae	fix: fix a macro typo	2023-10-15 19:39:29 +08:00
maksyuki	9bdb4b6ebe	style: modify the clk name	2023-10-15 19:14:12 +08:00
maksyuki	106c28dd4a	style: format the code	2023-10-14 09:25:51 +08:00
maksyuki	ac07469cfe	feat: add adv timer module	2023-10-13 21:22:50 +08:00
maksyuki	9473d0e11d	feat: rewrite all the module	2023-10-13 21:22:32 +08:00
maksyuki	ee82a2945b	style: remove unused comment	2023-09-10 19:06:06 +08:00
maksyuki	a57d1bc2ca	style: use apb4 prefix to the interface	2023-09-09 19:56:12 +08:00
maksyuki	a9ef70bebd	feat: add simple timer impl	2023-09-05 18:00:21 +08:00