admin/retroSoC
1
0 Fork 0
mirror of https://github.com/retroSoC/retroSoC.git synced 2026-11-06 14:55:14 +00:00
Code Issues Packages Projects Releases Wiki Activity
135 Commits 8 Branches 0 Tags
ab1f830c9f23d0dcb82e178d09fae4f4f1046ce5
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
maksyuki ab1f830c9f chore: add rcu and pll modules
2025-02-13 17:33:53 +08:00
crt
feat: add extern fifo write to the spi wr oper
2025-02-13 10:07:32 +08:00
fpga
fix: fix a axil rdata wire select
2025-02-11 21:44:45 +08:00
rtl
chore: add rcu and pll modules
2025-02-13 17:33:53 +08:00
syn
feat: add hier syn test
2025-02-12 20:33:45 +08:00
tech
feat: add rcu and pll impl
2025-02-13 17:26:01 +08:00
.gitignore
chore: add vcs ignore rules
2025-02-08 19:30:16 +08:00
README.md
Initial commit
2025-01-02 16:25:42 +08:00

README.md

retroSoC

Reference in new issue View Git Blame Copy Permalink
S
Description
A Customized ASIC framework for Retro Stuff!
Readme MulanPSL-2.0
13 MiB
0 Stars 1 Watchers 0 Forks
Languages
SystemVerilog 55.2%
Python 25.8%
C 11.4%
Typst 2.7%
Makefile 1.7%
Other 3.1%