1045 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
maksyuki	e07e544614	feat: switch IHP130 to S110 PDK	2025-02-05 21:45:30 +08:00
maksyuki	6bac268c22	feat: add init sdc file	2025-02-05 21:44:06 +08:00
maksyuki	8e610f86e5	feat: modify uart and lds impl	2025-02-05 14:16:54 +08:00
maksyuki	d79d2165c3	feat: add tech pll module	2025-02-05 14:15:03 +08:00
maksyuki	67f36322f9	chore: add spifs vmf to the ignore rule	2025-02-05 09:48:42 +08:00
maksyuki	0084126e86	feat: switch QPI mode into normal SPI/QSPI mode	2025-02-05 09:48:05 +08:00
maksyuki	2183191602	feat: add spfs module instance	2025-02-05 09:45:19 +08:00
maksyuki	157943e6bd	feat: add spfs module files	2025-02-05 09:43:58 +08:00
maksyuki	795a1b8bb4	feat: add tpv spfs and spfs module	2025-02-05 09:43:15 +08:00
maksyuki	40de1fa58c	style: rm unsed singals	2025-02-04 22:35:34 +08:00
maksyuki	5f0fc472e1	style: add begn end to the addr decoder module	2025-02-04 22:03:19 +08:00
maksyuki	250fd1e203	style: format the apb master module of the axil2apb	2025-02-04 21:59:37 +08:00
maksyuki	0a66fd5913	fix: fix err data output type	2025-02-04 20:26:03 +08:00
maksyuki	bf9114ee03	feat: change the simple uart sim module impl	2025-02-04 20:05:57 +08:00
maksyuki	7e4c6d915c	feat: modify signals name of top module	2025-02-04 17:15:15 +08:00
maksyuki	ff5e322cb7	feat: rewrite memtest impl and modify top name of fpga	2025-02-04 17:14:44 +08:00
maksyuki	733b8f8c23	feat: modify gpio io name and clk gen impl	2025-02-04 17:13:50 +08:00
maksyuki	a5522b1bc3	feat: add rtl behv model to the tech modules	2025-02-04 17:12:22 +08:00
maksyuki	49969621b1	feat: add all c runtime env	2025-02-04 15:57:40 +08:00
maksyuki	9496826fc4	feat: add specific memtest func	2025-02-03 23:49:58 +08:00
maksyuki	145dc29585	feat: chg tech modules' name into generic	2025-02-03 23:49:33 +08:00
maksyuki	769a976c15	feat: modify some signals name	2025-02-03 23:48:55 +08:00
maksyuki	7ef1a14c54	feat: add rst sync and clk buf	2025-02-03 23:47:41 +08:00
maksyuki	81fddfd6ee	style: format the code and add psram mem if	2025-02-03 17:12:59 +08:00
maksyuki	ce94700f03	feat: add psram to the yosys script	2025-02-03 17:12:21 +08:00
maksyuki	22043cff81	fix: fix psram reset err and implict declear bugs	2025-02-03 17:08:25 +08:00
maksyuki	21b4fca4d8	feat: add os psram impl	2025-02-03 15:21:43 +08:00
maksyuki	c18516fb8f	feat: modify test func impls	2025-02-03 14:27:27 +08:00
maksyuki	aa8ae9b0e2	feat: add more peroid to the kdb model	2025-02-03 14:27:03 +08:00
maksyuki	1bb0be2db3	feat: add qspi psram and rcu module	2025-02-03 14:25:05 +08:00
maksyuki	52c2a23f20	fix: fix uart model signal connect wrong	2025-02-02 20:25:19 +08:00
maksyuki	8fb00a83c5	feat: add qspi ip to the scripts	2025-02-02 20:23:54 +08:00
maksyuki	474839c93b	chore: modify 'spi' to 'qspi' name	2025-02-02 20:22:18 +08:00
maksyuki	0a96981014	feat: add qspi modules into the prj	2025-02-02 16:21:33 +08:00
maksyuki	882e1c645a	feat: add ps2 module inst into the SoC	2025-02-02 16:10:19 +08:00
maksyuki	cc6ea25eec	feat: add ps2 module to the prj	2025-02-02 16:09:28 +08:00
maksyuki	70826b98b9	feat: add apb pwm to the prj	2025-02-02 15:05:40 +08:00
maksyuki	e9674162a6	feat: add cust uart ip test	2025-02-02 12:54:14 +08:00
maksyuki	67a026dcab	feat: add cust uart ip inst	2025-02-02 12:53:33 +08:00
maksyuki	b22fe44a0b	chore: rm unsed apb adv timer	2025-02-02 12:52:25 +08:00
maksyuki	8530f18dfa	feat: add uart model and cust spi mst ctrl	2025-02-02 12:26:38 +08:00
maksyuki	2419203a82	feat: add fifo, uart and modify rng, archinfo rd oper	2025-02-02 12:25:17 +08:00
maksyuki	b58fb8d7c3	chore: rm unused uart modules	2025-02-02 12:23:31 +08:00
maksyuki	cc22311a56	feat: add apb uart modules	2025-02-02 10:55:28 +08:00
maksyuki	121a37b3cd	feat: add new ip to the yosys script	2025-02-02 00:03:49 +08:00
maksyuki	08e3bbf87d	feat: modify axil mmio addr range	2025-02-02 00:02:46 +08:00
maksyuki	de7e59d176	feat: add axil2apb bridge, rng modules	2025-02-02 00:01:18 +08:00
maksyuki	3378f04e90	chore: add rng to the make script	2025-02-02 00:00:35 +08:00
maksyuki	2fe3e97822	feat: add pwm adv timer modules	2025-02-01 22:29:36 +08:00
maksyuki	c61e35dc33	feat: add axil2apb bridge inst and read func to the yosys	2025-02-01 21:38:12 +08:00